

GaAs MMIC Reflective SPST Switch Chip, DC-50GHz

Performance characteristics

- Frequency range: DC-50GHz
- Insertion loss : 2.3 dB @ 50 GHz
- Isolation: 53dB
- On-state VSWR: 1. 2
- Integrated logic control
- 50Ohm input / output
- 100% on-wafer testing
- Chip size: 1.25 x 1.10 x 0.1mm

Product Introduction

GSW-0050ST-N-PD is a GaAs MMIC single-pole single-throw reflective switch chip with 50Ω matching at the input/output ends and a frequency range of DC ~50 GHz . The chip is powered by -5V, 0V / +5V (compatible with +3.3V) positive level control , switching speed of 20ns , P - 1dB input power of + 23dBm .

Use restriction parameter ¹	
Control voltage range	-0.5V ~ + 6V
Supply voltage range	- 6V
Maximum input power	+30dBm
Operating temperature	-55 ~ +85°C
storage temperature	-65 ~ +150°C


【1】 Exceeding any of these maximum limits may cause permanent damage.

Electrical performance parameters (TA = +25°C , VEE = -5V, VC = 0/+5V)				
index	Minimum	Typical Value	Maximum	unit
Frequency Range	DC-50			GHz
Insertion loss @50GHz	-	2.3	-	dB
Isolation	-	53	-	dB
On-state input return loss	-	23	-	dB
On-state output return loss	-	22	-	dB
P-1dB @ > 0.5 GHz	-	23	-	dBm
Switching speed	-	20	-	ns
Control Level	-	0/+5	-	V
Control current		500		uA
voltage	-	-5	-	V
Quiescent Current	-	1.5	-	mA


GaAs MMIC Reflective SPST Switch Chip, DC-50GHz

Main index test curve


Insertion Loss vs. Operating Frequency




Isolation vs. Operating Frequency




Input Return Loss vs. Operating Frequency
(On State)



Output Return Loss vs. Operating Frequency
(On State)



Appearance structure ²



[2] The units in the figure are all micrometers (dimensional tolerance: $\pm 5.0\mu\text{m}$)

GaAs MMIC Reflective SPST Switch Chip, DC-50GHz

Bonding point definition

Bonding point number	Function Symbol	Functional Description
1	RF 1	RF signal input / output terminal , no internal DC blocking capacitor
4	RF2	RF signal input / output terminal , no internal DC blocking capacitor
3	VC	Positive level control port
2	VDD	voltage
Chip bottom	GND	The bottom of the chip needs to be well grounded to RF and DC

Truth table :

V E	VC	path
- 5V	+ 5V (compatible with +3.3V)	Continuity
- 5V	0V	Shutdown

Recommended assembly drawing

