

Performance characteristics

Frequency range: DC - 67 GHz

Small Signal Gain: 8 dB


Psat: 17 dBm

Power supply: + 7V / 110mA

50Ohm input / output 100% on-wafer testing

Chip size: 2.5 x 1.2 x 0.1mm

Functional Block Diagram



Product Introduction

GPA-0067-17 is an ultra-wideband distributed amplifier chip based on pHEMT technology, with a frequency range of DC~67GHz and small signal gain 8dB , saturated output power 17dBm. The chip through-hole metallization process ensures good grounding, and the back side is metallized for eutectic sintering or conductive adhesive bonding process.

Use restriction parameter 1				
Maximum drain voltage	+9V			
Maximum gate bias	-2V			
Maximum input power	+15dBm			
Operating temperature	-55 ~ +85°C			
Storage temperature	-65 ~ +150°C			

[1] Exceeding any of these maximum limits may cause permanent damage.

Electrical Parameters (_{TA} = +25°C, Vd = +7 V)							
Index	Minimum	Typical Value	Maximum	Unit			
Frequency Range	DC-50*			GHz			
Small signal gain (negative pressure condition)		8		dB			
P-1dB*(negative pressure condition)		13		dBm			
Psat(negative pressure condition)		17		dBm			
Input return loss		15		dB			
Output return loss		10		dB			
Quiescent Current		110		mA			

^{*}Due to test condition limitations, only DC-50G test data is provided.

Add: 101 cecil street #14-10, tong eng building singapore 069533 Email: info@standardcircuit.com


Web: www.standardcircuit.com Tel: +65 82613258

^{**}By adjusting the voltage of Vg terminal -2V~0V, the current can reach 125mA; Vg terminal can be left floating, and the current is 150mA when it is left floating.




Main indicator test curve @+ 7 V, 110 mA


Gain vs. Frequency




Noise Figure vs. Frequency




P-1dB vs. Frequency




Psat vs. Frequency



Reverse Isolation vs. Frequency



Input\output return loss






Web: www.standardcircuit.com

Tel: +65 82613258

Bonding point definition						
Bonding point number	Function Symbol	Functional Description	Equivalent Circuit			
1	RFIN	RF signal input terminal, DC blocking capacitor needs to be added	RF IN			
2	RFOUT	At the RF signal output end, a DC blocking capacitor needs to be added	RF OUT & Vdd			
3	Vg	Amplifier gate bias, requires external 100pF bypass capacitor	Vg			
4	Vd	Amplifier drain bias, requires external 100pF bypass capacitor	Ved			
5	GND	Ground pressure point for probe testing	GND			
Chip bottom	GND	The bottom of the chip needs to be well grounded to RF and DC	GNO			


Appearance structure ²



[2] All units in the figure are micrometers.



Recommended assembly drawing



Notice

- The chip needs to be stored in an anti-static container and kept in a nitrogen environment.
- Do not attempt to clean the bare die surface using wet chemical methods.
- Please strictly follow the ESD protection requirements to avoid static damage to the bare chip.
- General operation: Please use precision pointed tweezers to pick up bare chips. Avoid touching the chip surface with tools or fingers during operation.
- Rack mounting operation suggestions: Bare chip mounting can be done by AuSn solder eutectic sintering or conductive adhesive bonding. The mounting surface must be clean and flat.
- Sintering process: It is recommended to use AuSn solder sheets with a gold-tin ratio of 80/20. The working surface temperature reaches 255 °C and the tool (vacuum chuck) temperature reaches 265 °C. When the high-temperature mixed gas (nitrogen-hydrogen ratio of 90/10) is blown to the chip, the temperature at the top of the tool should be raised to 290 °C. Do not let the chip exceed 320 °C for more than 20 seconds. The friction time should not exceed 3 seconds.
- Bonding process: The amount of conductive glue dispensed should be as small as possible. After the chip
 is placed in the installation position, the conductive glue should be vaguely visible around it. For curing
 conditions, please follow the information provided by the conductive glue manufacturer.
- Bonding operation suggestions: Use Φ0.025mm (1mil) gold wire for both ball and wedge bonding. Thermo-ultrasonic bonding temperature is 150 ° C. The pressure of the wedge for ball bonding is 40~50gf, and the pressure of the wedge bonding is 18~22gf. Use the smallest possible ultrasonic energy. The bonding starts at the pressure point on the chip and ends at the package (or substrate).

Add: 101 cecil street #14-10, tong eng building singapore 069533 Email: info@standardcircuit.com

Web: www.standardcircuit.com Tel: +65 82613258