

GaAs MMIC Power Amplifier Chip, DC-22GHz

Performance characteristics

Frequency range: DC - 22 GHz

Small Signal Gain: 13.5 dB

Gain flatness : ± 2.0 dB

P-1dB: 31 dBm

Psat: 32 dBm

Power supply: + 15V@480mA

50Ohm input/output

100% on-chip testing

Chip size: 2.95 x 1.78 x 0.1mm

Product Introduction

GPA -0022B is a broadband power amplifier chip based on GaAs process, with a frequency range of DC~22 GHz, a small signal gain of 13.5dB, and a Psat output power of 32dBm. The amplifier operates with +15V. The chip through-hole metallization process ensures good grounding, and the back side is metallized for eutectic sintering process.

Use restriction parameter ¹

Maximum drain voltage	+16 V
Maximum gate bias	-3 V
Maximum input power	+27 dBm
Operating temperature	-55 ~ +85°C
Storage temperature	-65 ~ +150°C

【1】 Exceeding any of these maximum limits may cause permanent damage.

Electrical parameters (Ta=+25°C, Vd = +15 V, Vg=-0.65V, Ids= 480 mA)


Index	Minimum	Typical Value	Maximum	Unit
Frequency Range	DC-22			GHz
Small Signal Gain	-	13.5	-	dB
Gain Flatness	± 2.0			dB
P-1dB	-	31	-	dBm
Psat	-	32	-	dBm
Input return loss	-	15	-	dB
Output return loss	-	17	-	dB

* By tuning the Vg terminal voltage -2V~0V , the recommended gate voltage is -0.65V.


GaAs MMIC Power Amplifier Chip, DC-22GHz

Main index test curve


Gain vs. Frequency




Reverse Isolation vs. Frequency




Input Return Loss vs. Frequency




Output Return Loss vs. Frequency



P-1dB vs. Frequency




Psat vs. Frequency



GaAs MMIC Power Amplifier Chip, DC-22GHz

Appearance structure




The unit in the figure is micrometer

Bonding point definition		
Bonding point number	Function Symbol	Functional Description
1	RF IN	The signal input terminal is connected to a 50 ohm circuit and needs to add a 10nF DC blocking capacitor
2	VD1	Connect an external 4.7uF bypass capacitor to ground
3	RF OUT , VD	The signal output terminal is connected to a 50 ohm circuit, and a 10nF DC blocking capacitor is required . An external DC bias network is connected to provide drain current . Please refer to the following application circuit or contact the manufacturer*.
4	VG3	Connect an external 4.7uF bypass capacitor to ground
5	VG2	Connect an external 100pF bypass capacitor to ground
6	VG3	Amplifier gate bias , external 100pF , 4.7uF bypass capacitors are required
Chip bottom	GND	needs to be in good contact with the RF and DC grounds

*RF OUT terminal needs to be soldered with a broadband bias network (broadband conical inductor +

broadband capacitor) that can withstand 700mA . Recommended broadband conical inductor model : CC19T40K240G5-C, recommended broadband capacitor model: 550L104KT .

Recommended assembly diagram



Notice

1. The single-chip circuit needs to be stored in a dry and clean N2 environment;
2. The chip substrate material 6H-SiC is very brittle and must be used with care to avoid damaging the chip;
3. There is no insulating protective layer on the chip surface, so attention should be paid to the cleanliness of the assembly environment to avoid excessive contamination of the surface ;
4. The thermal expansion coefficient of the carrier should be close to that of 6H-SiC , with a linear thermal expansion coefficient of $4.2 \times 10^{-6} / ^\circ\text{C}$. It is recommended that CuMoCu be used as the carrier material. CuMo or CuW ;
5. Avoid holes between the chip and the carrier during assembly, and ensure good heat dissipation between the box and the carrier;
6. It is recommended to use gold-tin solder for sintering, Au: Sn = 80%: 20%, the sintering temperature should not exceed $300\text{ }^\circ\text{C}$, the time should not be longer than 30 seconds, and the sintering process should avoid rapid temperature changes and need to gradually increase and decrease the temperature;
7. It is recommended to use gold wire with a diameter of $25\mu\text{m}$ to $30\mu\text{m}$, the temperature of the bonding platform chassis should not exceed $250\text{ }^\circ\text{C}$, the bonding time should be as short as possible, and the bonding process should avoid rapid temperature changes;

8. When power is on, the gate voltage is increased first and then the drain voltage is increased. When power is off, the drain voltage is reduced first and then the gate voltage is reduced.
9. has DC blocking capacitors for input and output , but the input end has a DC short-circuit structure to ground;
10. Pay attention to anti-static during chip use and assembly, wear a grounded anti-static bracelet, and ensure that the sintering and bonding tables are well grounded .