

Performance characteristics


Frequency range: 17-23GHz
Small signal gain: 26.5dB
Noise figure: 1.3dB typ.
Noise figure: 1.5dB max.

P-1dB: 4dBmPsat: 5.5dBm

Power supply:+5V/12mAInput/Output: 50Ohm100% on-chip testing

Chip size: 1.85 x 1.25 x 0.09 mm

Functional Block Diagram



Product Introduction

GLA-1723D is a broadband low-noise amplifier chip, with a frequency range of 17GHz~23GHz, a small signal gain of 26.5dB, and an in band noise figure of 1.3dB. GLA-1723D adopts+5V single power supply.

Use restriction parameters ¹		
Maximum leakage voltage	+7V	
Maximum input power	+20dBm	
Working temperature	-55 ~ +85°C	
Storage temperature	-65 ~ +150°C	

[1] Exceeding any of the above maximum limits may result in permanent damage.


Electrical performance parameters(T _A = +25°C, Vd=+5V)						
Index	Minimum value	Typical value	Maximum value	Unit		
Frequency range	17-23			GHz		
Small signal gain	25.5	26.5	27.5	dB		
Gain flatness		±1.0		dB		
Noise figure	-	1.3	1.5	dB		
P-1dB	3.5	4	4.5	dBm		
Psat	4.5	5	6	dBm		
Input return loss	14	20	-	dB		
Output return Loss	11	16	-	dB		
Static current		12		mA		

Add: 101 cecil street #14-10, tong eng building singapore 069533 Email: info@standardcircuit.com

Web: www.standardcircuit.com Tel: +65 82613258



Main indicator testing curve



20

Frequency (GHz)

21

22

23

18

17

20

Frequency (GHz)

21

22


23

18

17



External structure²




[2] The units in the figure are all millimeters.

Definition of bonding pressure point				
Bond point number	Functional	Function Description		
	symbols			
1	RFIN	RF signal input terminal, no need for DC capacitors.		
2	RFOUT	RF signal output terminal, no need for DC isolation capacitor.		
3	VDD	Amplifier drain bias, requires an external 100pF bypass capacitor.		
Chip bottom	GND	The bottom of the chip needs to be well grounded with RF and		
		DC.		



Recommended assembly diagram



Notice

- The chip needs to be stored in a container with anti-static function and stored in a nitrogen environment.
- Attempting to clean the surface of bare chips using wet chemical methods is prohibited.
- Please strictly comply with ESD protection requirements to avoid static damage to bare chips.
- Routine operation: Please use precision pointed tweezers to remove the bare chip. During the operation, avoid tools or fingers touching the surface of the chip.
- Suggestion for mounting operation: Bare chip installation can use AuSn solder eutectic sintering or conductive adhesive bonding process. The installation surface must be clean and flat.
- Sintering process: It is recommended to use AuSn solder sheets with a gold tin ratio of 80/20. The working surface temperature reached 255 °C, and the tool (vacuum chuck) temperature reached 265 °C. When a high-temperature mixed gas (nitrogen to hydrogen ratio of 90/10) is blown onto the chip, the temperature at the top of the tool should be raised to 290 °C. Do not let the chip stay above 320 °C for more than 20 seconds. The friction time should not exceed 3 seconds.
- Bonding process: The amount of conductive adhesive applied should be as small as possible.
 After placing the chip in the installation position, the conductive adhesive can be vaguely visible around it. Please follow the information provided by the conductive adhesive manufacturer for curing conditions.
- Suggestion for bonding operation: Both spherical or wedge-shaped bonding should be used 0.025mm (1mil) gold wire. Thermal ultrasonic bonding temperature is 150 °C. The pressure of the spherical bonding cutter is 40-50GF, and the pressure of the wedge bonding cutter is 18-22GF. Use as little ultrasonic energy as possible. The bonding process starts at the pressing point on the chip and ends at the packaging (or substrate).

Add: 101 cecil street #14-10, tong eng building singapore 069533 Email: info@standardcircuit.com