


Performance characteristics

- Frequency range: DC-20GHz
- Small signal gain: 13dB
- Noise figure: 2.0dB typ./ 4.5dB max.
- P-1dB: 16dBm
- Psat: 18dBm
- Power supply:+8V/60mA
- Input/Output: 500hm
- 100% on-chip testing
- Chip size:2.5 x 1.6 x 0.1mm

Functional Block Diagram



Product Introduction

GLA-0020-2.0 is a broadband low-noise distributed amplifier chip, with a frequency range covering DC~20GHz, a small signal gain of 13dB, a P-1dB output power of 16dBm, and a typical noise figure of 2.0dB in the band. The via metallization process of GLA-0020-2.0 chip ensures good grounding; The back of the chip has undergone metalization treatment, suitable for eutectic sintering or conductive adhesive bonding processes.


Use restriction parameters ¹				
Maximum leakage voltage	+12V			
Maximum input power	+20dBm			
Working temperature	-55 ~ +85°C			
Storage temperature	-65 ~ +150°C			


[1] Exceeding any of the above maximum limits may result in permanent damage.

Index	Minimum value	Typical value	Maximum value	Unit
Frequency range	DC-20			GHz
Small signal gain	11.5	13	14.5	dB
Gain flatness		±1.5		dB
Noise figure	1.5	2.0	4.5	dB
P-1dB	14	16	16.5	dBm
Psat	14.5	18	18.5	dBm
Input return loss		19		dB
Output return Loss		19		dB
Static current		60		mA




Main indicator testing curve














Add: 101 cecil street #14-10, tong eng building singapore 069533 Email: info@standardcircuit.com

P-1dB@+85C

P-1dB@ -55C

16

18 20

14

10 12

Frequency (GHz)

8

6

12

10

8


6

0

2



External structure²




[2] The units in the figure are all millimeters.

Definition of bonding pressure point					
Bond point number	Functional symbols	Function Description	Equivalent circuit		
1	RF IN	RF signal input terminal requires a DC isolated capacitor.	RF IN		
7	VDD	Amplifier drain bias, requires an external 100pF bypass capacitor.	Vad L		
5	RF OUT	RF signal output terminal requires a DC isolated capacitor.	———— RF Out		
8	VG	Amplifier gate bias, requires external 100pF and 0.1uF bypass capacitors.	VgO		
2、3、4、6、9 Chip bottom	GND	The bottom of the chip needs to be well grounded with RF and DC.			



Recommended assembly diagram



Notice

- The chip needs to be stored in a container with anti-static function and stored in a nitrogen environment.
- Attempting to clean the surface of bare chips using wet chemical methods is prohibited.
- Please strictly comply with ESD protection requirements to avoid static damage to bare chips.
- Routine operation: Please use precision pointed tweezers to remove the bare chip. During the operation, avoid tools or fingers touching the surface of the chip.
- Suggestion for mounting operation: Bare chip installation can use AuSn solder eutectic sintering or conductive adhesive bonding process. The installation surface must be clean and flat.
- Sintering process: It is recommended to use AuSn solder sheets with a gold tin ratio of 80/20. The working surface temperature reached 255 °C, and the tool (vacuum chuck) temperature reached 265 °C. When a high-temperature mixed gas (nitrogen to hydrogen ratio of 90/10) is blown onto the chip, the temperature at the top of the tool should be raised to 290 °C. Do not let the chip stay above 320 °C for more than 20 seconds. The friction time should not exceed 3 seconds.
- Bonding process: The amount of conductive adhesive applied should be as small as possible. After placing the chip in the installation position, the conductive adhesive can be vaguely visible around it. Please follow the information provided by the conductive adhesive manufacturer for curing conditions.
- Suggestion for bonding operation: Both spherical or wedge-shaped bonding should be used Φ 0.025mm (1mil) gold wire. Thermal ultrasonic bonding temperature is 150 °C. The pressure of the spherical bonding cutter is 40-50GF, and the pressure of the wedge bonding cutter is 18-22GF. Use as little ultrasonic energy as possible. The bonding process starts at the pressing point on the chip and ends at the packaging (or substrate).